

FIG. 1






FIG. 2a








FIG. 4




FIG. 5





FIG. 6






FIG. 8





Fig. 10 Virtual Address Spaces



**Primary** Secondary Nëxt Next Pending VEX Pending VEX Enabled VEX Enabled VEX Boot info Boot info RAM info RAM info Dev info RAM Dev into Pending XIRQ Pending XIRQ Description TD: 1 ID: 2 Running Running Primary Methods Secondary TS bit Virtual PIC Hidden Context Hidden Context Virtual Tick **Boot** Boot **Parameters Parameters** Boot Command Virtual RTC **Boot Command** 

Fig. 12 Visible Kernel Context

Virtual xDT (IDT/GDT) Next xDT Descriptor Virtual Base Native xDT Address Virtual GDT xDT Mapping Virtual IDT **Initial TSS** TSS Stack RealxDT Native xDT CR0 & CR4 FPU Context Image Copy Descriptor Image Copy

Fig. 13 Hidden Kernel Context




Fig. 14 Initial TSS

VO Map 0x8000 100 Nanokernel Stack DS 0x18 0x18 84 80 SS CS ES 0x10 0x18 76 72 **Exception Descriptor** ];: <sub>}</sub>: ESP ĘBX Exception Handler EIP 32 CR3 28 Nanokernel Memory Context

Fig. 15 Nanokemel TSS





Fig. 16 Nanokernel TSS Stack

12



F1G. 17




FIG. 18